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Abstract. In this work, an evaluation of the contact quality of black phosphorus
(BP) field-effect transistors (FETs) from different technologies previously reported
is performed by means of an efficient and reliable contact resistance extraction
methodology based on individual device practical characteristics. A good
agreement is achieved between the extracted values with the Y-function method
used here and reference values obtained with other methods considering internal
values as well as with more expensive methods involving fabricated test structures.
The method enables a direct evaluation of different steps in the same technology
and it embraces the temperature dependence of the contact characteristics.
Channel phenomena have no impact on the extracted contact resistance values.
High-frequency performance projections are obtained for fabricated devices based
on the extracted contact resistance.
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1. Introduction
Over the past decade, two dimensional (2D) semiconductors have emerged as
promising candidates for future generations of nanoelectronic devices, due to their
ultrathin bodies and high carrier mobility [1, 2], that are considerably different from
those in their bulk parental materials. More recently, black phosphorus (BP), with
a direct bandgap of ∼ 0.3 eV in its bulk form and up to 2 eV for monolayers [3],
has shown an excellent electronic efficiency for high performance transistors [3, 4].
Experiments have shown that, for certain device bias and temperature conditions, BP
field-effect transistors (FETs) can exhibit an on/off ratio up to 10 6 and mobility up
to 1000 cm2/V · s [3]. With its tunable band gap and high carrier mobility, BP is a
suitable material to implement transistors for low-power high-frequency applications
[5–7].
One of the major challenges in understanding and exploiting the intrinsic charge
transport properties in emerging transistor technologies, such as BPFETs, arises
from the contact resistance (RC) associated to interfaces between metal and low-
dimensional channels such as 2D atomic layers. RC is often associated to an energy-
and material-dependent potential barrier induced by the interaction between the
source and drain contacts and the two-dimensional channel material, as is the case
for BP [8]. In these Schottky-like FETs, it is important to understand the contact
properties before extracting intrinsic properties of the channel such as a channel
resistance Rch describing the transport phenomena within the device channel. Hence,
a reliable and Rch-independent characterization of RC is required.
In general, the total contact resistance RC embraces the contribution of the source
contact resistance RC,S and the drain contact resistance RC,D. In order to ease the
study, these resistances are lumped here in a symmetrical dispossal such as RC =
RC,S + RC,D. The total device resistance Rtot(= VDS/ID) is the sum of channel and
contact resistances, i.e., Rtot = Rch +RC.
In this work, an RC-extraction methodology based on individual device
characteristics is presented in Section 2. Contacts of fabricated BPFET technologies
are characterized by extracting their corresponding RC in Section 3. RC-enabled
discussions regarding the impact of temperature and doping on potential barriers of
metal-channel interfaces of some of the studied BPFETs are also included in Section
3. A high-frequency performance projection of fabricated BPFETs, enabled by RC
and other device parameters, is also presented. The final part of the work draws some
conclusions.
2. Contact resistance extraction
In the literature, values for RC of BPFETs have been obtained either by means of the
fabrication of special test structures [4,9,10,24] or by describing the device behaviour
with adjusted models [11–13]. The latter is a technology-specific approach which
relies on the fitting parameters of an analytical or compact model (CM) and on the
physical thoroughness of the model. The use of conventional extraction techniques in
BPFETs, such as 4-point-probe (4PP) methods [24] and the transfer length method
(TLM) [4,9,10], provides RC values at the cost of additional process steps and whose
reliability depends on a high-yield not reached yet by this emerging technology.
The drift-diffusion-based Y -function [14] has been used to extract values of RC
from individual device characteristics of different 2D [15–17] emerging transistor
Contact resistance assessment and HF performance projection of BPFETs 3
technologies and without the need of additional test structures. Y -function-based
methods rely on the relation between the drain current ID in the linear regime and the
square root of the transconductance gm(= ∂ID/∂VGS) of a device such as Y = ID/
√
gm.
In this work, the electron drain current (ID) at the linear operation is considered
as [17,18]
ID ≈ βVGS,eff
1 + θVGS,eff
VDS, (1)
where VGS,eff = VGS−Vth−VDS/2 is the effective gate-to-source voltage with VGS/DS,
the gate-to-source/drain-to-source voltage, Vth the threshold voltage, θ = θ0 + RCβ
is the extrinsic mobility degradation coefficient [14, 19], embracing the mobility
degradation inside the channel due to vertical fields θ0, β = µ0Coxwg/Lg with µ0
as the low-field mobility, Cox the oxide capacitance, and wg, and Lg the gate width
and gate length, respectively.
From Eq. (1) and by using the Y -function and an auxiliar X-function (X =
1/
√
gm), a bias-dependent contact resistance can be obtained as [20]:
RC =
VDS
Y 2
V 2GS,eff
[(
XY
VGS,eff
− 1
)(
1
VGS,eff
)
− θ0
]
. (2)
Notice that in contrast to other works [5], [16] where a different Y -function based
extraction method (YFM) has been used in BPFETs, RC extracted here considers the
effect of θ0, as well as a more complete model for ID, and hence, more accurate and
complete information can be obtained by using Eq. (2) [18,23].
3. Results and discussion
The development of BPFET technology has been demonstrated by different groups
in the literature with fabricated proof-of-concept devices [4–7, 9, 10, 21, 24, 25]. In
this section, the YFM discussed above has been applied in order to characterize the
contacts of these transistors.
3.1. RC characterization of fabricated devices
The contacts of different BPFET technologies [4–7, 9, 10] have been evaluated by
extracting the corresponding RC values with the YFM discussed above. Table 1 lists
the device geometry of some of the studied technologies [4, 5, 9, 10,21], as well as the
reference contact resistivity RC,ref · wg, with wg as the device gate width, obtained
with other methods as reported in the corresponding reference. Notice that a different
technology implies different device footprints, e.g. gate length Lg, architectures and
fabricated processes, and hence, a systematic scaling study is not feasible in this
work despite the universality of the method presented here. However, doping- and
temperature-dependent RC studies are presented (cf. Figs. 3 and 4).
The experimental transfer characteristics of some of the devices under study
(DUT) [9, 13] are shown in Fig. 1. The drain current obtained by Eq. (1) with
the extracted parameters is also shown within the bias range in which YFM has been
applied in each device. The good match between experimental data and Eq. (1)
indicates the validity of the extracted parameters. Similar results have been obtained
for the other devices studied in this work. According to the authors knowledge this
verification step has not been previously reported for BPFETs.
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Table 1: Device dimensions and reference contact resistivity of fabricated BPFETs.
[ref.] wg Lg RC,ref · wg extraction
(µm) (nm) (kΩ · µm) method
[4] 2.3 100 0.7 TLM
(VGS = −4 V,
VDS not reported)
[5] 11 250 4.5 - 6.7 simplified
(bias not reported) YFM
[9] – 170 2.28 TLM
(VGS = −1.5 V,
VDS not reported)
[10] 10 200 0.58 TLM
(VGS = 0 V,
VDS = −1 V)
[21] 3.16 300 1.4 CM in [13]
(at linear region)
[24] 3 − 101.02 4PP
(VGS = −54.4 V,
VDS not reported)
Figure 1: Transfer characteristics of the BPFETs: (a) for a 170 nm-long device [9],
(b) for a 300 nm-long device [13].
Fig. 2 (a) highlights the RC extracted values of the different DUTs [9, 10, 13] at
different VGS. In contrast to the reference values, RC,YFM shows a bias-dependence,
due to the contact characteristics, i.e., modulation of potential contact barriers by
an electric field. In addition, RC,YFM extracted values are close to the reference
values extracted using the TLM-method and CM-method (filled markers in Fig. 2
(a)) [9, 10, 13]. The slight differences between extracted and reference values can be
due to an extraction under different bias conditions (see Table I), e.g., the bias point
or range at which reference RC for the 300 nm-long device [13] is valid has not been
reported.
The ratio between channel resistance and extracted contact resistance indicates
the impact of Rch and RC on the device performance. Fig. 2 (b) shows this ratio,
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Figure 2: (a) Contact resistivity of different BPFET technologies: reference values
have been reported from TLM measurement for a 170 nm-long device [9] and for a
200 nm-long device [10], and from an adjustment of a CM for a 300 nm-long device [13].
All crosses correspond to RC,YFM values extracted at VDS = −0.1 V and different VGS:
for [9] the bias range is −1.5 V ≤ VGS ≤ −1.39 V, for [10] is −0.2 V ≤ VGS ≤ 0.1 V
and for [13] is −2.5 V ≤ VGS ≤ −2.3 V. (b) Ratio between channel resistance (Rch)
and RC,YFM [9, 10, 13], all reported Rch/RC,YFM ratios correspond to VDS = −0.1 V.
Extracted values of [13] are also reported at different temperatures.
for the DUTs [9, 10, 13] over the bias range in which RC has been extracted. VGS,0 is
the VGS closest to the threshold voltage. If the ratio Rch/RC is close to 1, it means
that both, Rch and RC contribute similarly to the device total resistance, which is
the case for the DUTs included in Table 1, [9, 10, 13]. The impact of the contact or
channel properties on the device performance can be quantified independently. This
is embraced by the extraction method as demonstrated by analyzing the ratio of Rch
to the extracted RC of the 200 nm device [10] with and without boron nitride (BN)-
induced potential barriers at the source and drain contacts. As shown also in Fig. 2
(b), RC dominates the performance of the 200 nm-long device [10] with BN barriers,
because they add an additional resistance to the metal-channel interface while the
channel properties remain the same. Furthermore, Figs. 2 (a) and (b) show that
YFM is as reliable as other methods, however, in contrast to the latter, YFM allows
the evaluation of different technologies from the I − V characteristics and at different
temperatures of individual devices without the need of test stuctures or an adjustment
of a complete set of model parameters.
Fig. 3 shows the contact RC ·wg, channel Rch ·wg and total resistivity Rtot ·wg, of
the 200 nm-long devices with and without additional BN barriers at the contacts [10].
Notice that RC has been extracted for each device at similar transistor operation
regions with respect to Vth towards a fair comparison in terms of transport conditions.
For both cases, Rtot has been obtained using Rtot = VDS/ID, RC by the YFM method,
Eq. (2) and Rch = Rtot − RC. RC is higher for the device with additional barrier
compared to the barrier-free device. Therefore Rtot also increases, which will cause
an ID decrease. The Rch results are almost equal in both devices. This implies that
(i) transport phenomena within the channel material have minimum impact on the
device performance, in contrast to the phenomena associated with the characteristics
of contacts and (ii) the extraction method used here is totally independent of channel
phenomena.
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Figure 3: Contact resistivity, channel resistivity, and device total resistivity of
the 200 nm-long transistor, Rtot has been extracted from transfer curves in [10] at
VDS = −0.1 V. Unfilled markers correspond to a 7 nm thick BP-PMOSFET without
boron nitride (BN) tunneling barrier at source/drain. Filled markers correspond to
the same device but with bilayer BN tunneling barriers at source and drain.
Figs. 4 (a)-(b) show the extracted RC,YFM with reference values reported over
a bias range of a 100 nm-long device and a 170 nm-long device. The reported values
(RC,TLM) in Fig. 4 (a), are evaluated at a VGS-bias range lower than the VGS-bias
range in this paper, however, by extrapolating the incremental trend of RC,TLM the
values of RC,YFM are obtained. The comparison between RC,TLM measured in [9]
and RC extracted by the YFM method at several VGS is shown in Fig. 4 (b), this
comparison highlights that the difference between RC,TLM and RC,YFM is minimal
within the similar bias range in which both methods have been applied. Fig. 4
(c), shows the variation of RC for a BP-device at different temperatures, and it can
be concluded that the RC decreases as the temperature increases, which coincides
with an analytical model of a temperature-dependent contact resistance model shown
elsewhere [12]. Furthermore, the VDS-dependence of RC reveals the sensitivity of
phenomena within the metal-BP interface to lateral electric fields. The contribution
at source and drain interfaces of these fields can be either symmetrical or unbalanced,
however, this is out of the scope of this study.
The method has been proven to extract the contact resistivity, also for BPFETs
with more challenging channel configurations, since Rch has no impact on the RC
extraction in YFM, such as the device in [24] where the YFM-extracted contact
resistivity is of 107 kΩ · µm which is ≈ 6% close to the reported value of 101 kΩ · µm
(see Fig. 2(c) in [24]) for VGS in the range of −53.1 V to −55.6 V.
3.2. RC-based high-frequency performance projection
The RC extracted for high-frequency BP-FETs [5–7] in Figs. 5 (a)-(c) show that RC
decreases as VDS increases, as well as a larger variation with VGS. The latter embraces
the potential barrier change due to vertical fields. The RC values extracted from [5] are
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Figure 4: Contact resistivity of the BP device calculated by Eq. (2) from transfer
characteristics. (a) for a 100 nm-long device [4], dotted line represents a linear
extrapolation, (b) for a 170 nm-long device [9], (c) for a 300 nm-long device [13] at
different temperatures.
shown in Fig. 5 (a), it can be seen that RC extracted (≈5.6 kΩ · µm) at VDS = −0.1 V
is between the values reported in [5] (see Table 1), therefore, this is indicative that
the YFM method obtains more accurate data with fewer simplifications, compared to
the simplified YFM method used in [5].
The high-frequency performance of bias-dependent BPFETs can be described by
an equivalent small-signal circuit model shown elsewhere [17, 22]. For a symmetrical
disposal of source contact resistance and drain contact resistance, i.e., RC/2 =Rs = Rd,
the extrinsic cutoff frequency fT,e and the extrinsic maximum oscillation frequency
fMAX,e are given by [22]
fT,e ≈ gm,i
2pi{Cgg,t[1 + gd,iRC] + Cgd,t(gm,iRC)} , (3)
fMAX,e ≈ gm,i
4pi
√
Ψ1 + Ψ2 + Ψ3
, (4)
where the total gate-to-source capacitance (Cgg,t) and total gate-to-drain capacitance
(Cgd,t) have been obtained by a simple practical approach towards the evaluation of
the impact of RC over the HF performance, i.e., by using Eqs. (4) and (5) in [22], the
experimental intrinsic fT and fMAX reported in the corresponding references [5–7,25]
Contact resistance assessment and HF performance projection of BPFETs 8
Figure 5: Contact resistivity of high frequency BP devices from different technologies:
(a) a 250 nm-long device [5], (b) a 300 nm-long device [6], and (c) a 400 nm-long
device [7].
Table 2: FoMs of different technologies of BPFETs.
[ref.] fT,e fMAX,e RC,ref · wg
(GHz) (GHz) (kΩ · µm)
[5] 6 10.72 4.5 - 6.7
(bias not reported)
[6] 8 12 -
[7] 2 17 -
[25] 37 22 6
(VGS = −0.5 V,
VDS = −1 V)
(see Table 2) and by assuming bias-independent capacitances within the bias range of
interest for this study.
Rg values have been obtained by using Eq. (6) in [22] considering the
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Table 3: Capacitances and gate resistance of different technologies of BPFETs.
[ref.] Cgg,t Cgd,t Rg
(aF) (aF) (Ω)
[5] 0.28 0.13 14.66
[6] 168.19 83.78 12.22
[7] 53.8 26.5 10
corresponding device geometry. Similarly, Ψ1, Ψ2, Ψ3 have been calculated using Eq.
(9) in [22]. Table 3 shows the bias-independent calculated values for each device in this
study. For the intrinsic transconductance gm,i(=∂ID/∂VGS,i), obtained from transfer
characteristics, and intrinsic output conductance gd,i(=∂ID/∂VDS,i), obtained from
output characteristics, the intrinsic gate-to-source voltage VGS,i≈VGS-IDRC/2 and
intrinsic drain-to-source voltage VDS,i≈VDS-IDRC, have been obtained by considering
the extracted RC,YFM for each device (cf. Fig. 5).
The high-frequency Figures of Merit (FoM) expressed by Eqs. (3) and (4) have
been obtained for BPFET technologies for high-frequency applications: a 250 nm-long
device [5], a 300 nm-long device [6] and a 400 nm-long device [7]. FoMs are reported
in Fig. 6. The FoMs in [25] are not analyzed in this study because the YFM method
is valid for a three-terminal device (gate, source and drain), while in [25] two extra
terminals are considered (five contacts in total) to induce electrostatic doping both
in the source and drain, however, we report these FoMs because the device described
in [25] achieved the best fT/fMAX performances for a BPFET technology.
Notice that (fT,e, fMAX,e), inferred from RC,YFM, roughly approximate the
reported values of (6, 10.72) GHz [5], (8, 12) GHz [6] and (2, 17) GHz [7]. The obtained
fT,e values in Fig. 6, are comparable with fT reported in [6] at -1.8 V≤VGS≤-1.7 V
and in [7] at -1.2 V≤VGS≤-0.9 V. The bias-dependence observed for fT,e and fMAX,e
is related to the VG-dependent RC extracted for each device (cf. Fig. 5).
Interestingly, the highest fT,e has been obtained for the shortest device [5] despite
having the highest RC among the three devices under study (see Fig. 5). This result
can be explained by an outstanding device electrostatics, i.e., the low values of Cgg,t
and Cgd,t associated to the device reported in [5] (see Table 3) diminish the impact
of RC on fT,e. RC extracted for the 400 nm-long transistor [6] is the lowest and most
bias-independent at VDS=-0.1 V of the devices under study. Therefore, the device
described in [6] has the most linear fT,e performance among the devices highlighted
in Fig. 6 (a), the non-optimal electrostatics of this device [6], i.e., large capacitance
values (see Table 3), hinders higher fT,e values despite the lower RC in comparison
to [5]. Fig. 6 (b) shows that fMAX,e in [6] and [7] are close to each other despite a
lower RC has been obtained for the 300 nm-long device [6] in comparison to the largest
one [7]. Furthermore, Rg is similar for both devices as shown in Table 3. Hence, the
large value of the capacitances obtained here for the device in [6] compared to the ones
obtained for [7] impedes higher values of fMAX,e for [6]. It is important to highlight
that a minimal change in these capacitances together with the RC,YFM formed in the
metal-channel interface, can modify the performance of these devices in HF. Therefore,
in order to improve the dynamic HF performance of BPFETs, extreme care must be
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Figure 6: (a) Extrinsic cutoff frequency and (b) extrinsic maximum oscillation
frequency within the bias range where RC has been extracted: 250 nm-long device [5]
(VDS = −0.1 V, VGS,0 = −1.4 V), 300 nm-long device [6] (VDS = −0.1 V, VGS,0 =
−1.7 V) and 400 nm-long device [7] (VDS = −1 V, VGS,0 = −0.9 V).
taken with RC and the device electrostatics. The first parameter strongly influences
not only the magnitude but the fT,e and fMAX,e response over bias, while the latter
related parameters can define its value in combination with RC. Rg has not shown an
important impact on the HF performance due to a lower sheet resistance of the metal
gates as previously pointed out elsewhere [22].
4. Conclusion
The drift-diffussion-based Y-function method has been used here to find the bias
dependence of the RC of different BPFET technologies, without the need of additional
test structures or adjustment of a set of parameters, in contrast to other methods,
i.e., TLM or CM. In general, extracted RC values with Y-function are similar to
the reference values, obtained with other costly and less straightforward extraction
methods. Y-function method also captures the temperature dependence of RC for
a BP-device. Additionally, it has been found that the influence of the contact and
channel resistance can be studied since YFM values are not affected by the latter one.
Combined with other key parameters, namely, gm, gds, Rg and intrinsic capacitances,
it is possible to get the RF FoMs such as fT,e and fMAX,e which are usually strongly
influenced by RC, especially at short channel lengths. YFM method is applicable
to obtain RC at different biases, potential contact barriers and temperature ranges,
which means that it is an efficient and reliable methodology for data extraction based
on the individual DC characteristics of BPFETs.
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